View PI3B16215_690054.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215
3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs
Product Features
Near Zero Propagation Delay 5 Switches Connect Between Two Ports Fast Switching Speed: 4.5ns max. Permits Hot Insertion Isolation during Power-Off conditions B-Port Outputs are precharged by Bias Voltage to minimize signal distortion during live insertion Package options include: 48-pin 150-mil wide plastic BQSOP (B) 48-pin 240-mil wide plastic TSSOP (A) 48-pin 300-mil wide plastic SSOP (V)
Product Description
Pericom Semiconductors PI3B series of logic circuits are produced using the companys advanced 0.35 micron CMOS Technology. The PI3B16215 provides 20-bits of high-speed bus switching. Low on-state resistance of the switch allows connections to be made with minimal propagation delay. The device also precharges the B-port to a user-selectable bias voltage (BIASV) to minimize liveinsertion noise. The device is organized as dual 10-bit bus switches with individual output-enable (OE) inputs. When OE is LOW, the corresponding 10-bit bus switch is on and port A is connected to port B. When OE is HIGH, the switch is open, a high-impedance state exists between the two ports, and port B is precharged to BIASV through the equivalent of a 10-k resistor. To ensure the high-impedance state on power up or power down, OE should be tied to VCC through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver connected to OE.
Logic Block Diagram
1 1A1 2 SW 46 BIASV 1B1
Product Pin Configuration
BIASV 1A1 1A 2
1A3
1A10
12
SW
36 1B10
1OE 2A1
48 13 35
1A 4 1A 5 1A 6
SW
2B1
GND 1A 7
2A10
24
SW
25
2B10
2OE
47
A
B
GND 2A 4 2A 5 2A 6 2A 7 2A 8 2A 9 2 A 10
1A8 1A 9 1A10 2 A1 2A 2 Vcc 2A 3
48 1 47 2 46 3 45 4 44 5 43 6 42 7 8 41 9 40 10 48-Pin 39 11 A,B,V 38 12 37 13 36 14 35 15 34 16 33 17 32 18 31 19 30 20 29 21 28 22 27 23 26 24 25
1OE 2OE 1B1 1B2 1B3 1B4 1B5
GND
1B6 1B7 1B8 1B9 1B10 2 B1 2 B2 2 B3
2B5 2B6 2B7 2B8 2 B9 2B10
GND 2 B4
OE
1
PS8190D 05/04/00
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215 3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs
Maximum Ratings
(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature Range, TSTG ...................................... 65C to +150C Supply Voltage Range, VCC ......................................... 0.5V to +4.6V Bias Voltage Range, BIASV ........................................ 0.5V to +4.6V Input Voltage Range ........................................................0.5V to +4.6V DC Output Current ....................................................................... 120mA Power Dissipation ............................................................................ 0.5W Note: Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
Electrical Characteristics (Over the Operating Range, TA = 40C to +85C, VCC = 3.0V to 3.6V)
Parame te r BIASV VIH VIL VIK II IOZH IO ICC ICC(1) CIN C O FF Bias Voltage High- Level Control Input Voltage Low- Level Control Input Voltage Clamp Diode Voltage Input Current High Impedance Output Current Output Current Quiescent Power Supply Current Supply Current Input Capacitance A/B Capacitance Switch Off VCC = 2.7V to 3.6V VCC = 2.7V to 3.6V VCC = 3.0V VCC = 3.6V VCC = 0 VCC = 3.0V VCC = 3.6V VCC = 3.6V VI = 3.0V or 0 VO = 3.0V or 0 VI = 0 VI = 2.4V Switch Off II = 64mA II = 24mA II = 15mA II = 18mA VI = VCC or GND VI = VO = 0 to 3.6V BIASV = 2.4V, VO = 0 IO = 0, VI = VCC or GND One Input at 3V, Other Inputs at VCC or GND 3.0 8.5 5 5 10 8 8 15 pF 0.15 10 750 A De s cription Te s t Conditions M in. 0 2 0.5 0.7 0.8 1.2 5 10 A mA Typ. M ax. VCC V Units
RON(2)
Switch On Resistance
Notes: 1. This is the increase in supply current for each input (OE only) that is at the specified voltage level rather than VCC or GND. 2. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On state resistance is determined by the lower of the voltages of the two (A or B) terminals.
Truth Table
OE L H A port = B port A port = Z, B Port = BIASV Function
2
PS8190D
05/04/00
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215 3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs
Switching Characteristics over Operating Range
Parame te r tPD(1) tPZH tPZL tPHZ tPLZ BIASV = GND BIASV = 3V BIASV = GND BIASV = 3V Te s t Conditions
(Switching characteristics over recommended operating free-air temperature range unless otherwise noted)
From (Input) A or B
To (Output) B or A
VCC = 3.3V 10% M in. M ax. 0.25 4.5
Units
OE
A or B
4.5 5.0 5.0
ns
Note: 1. The propagation delay is the calculated RC time of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).
Parameter Measurements (VCC = 2.7 and 3.3V 10%)
Test tPD tPLZ/tPZL tPHZ/tPZH S1 Open 6V GND
Voltage Waveforms Propagation Delay Times
Voltage Waveforms Enable and Disable Times
Notes: 1. CL includes probe and jig capacitance. 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control. 3. All input impulses are supplied by generators having the following characteristics: PRR MHz, ZO = 50, tR 2.5ns, tF 2.5ns. 4. The outputs are measured one at a time with one transition per measurement. 5. tTPZ and tPHZ are the same as tDIS 6. tPZL and tPZH are the same as tEN 7. tPLH and tPHL are the same as tPD
Figure 2. Load Circuit and Voltage Waveforms
3
PS8190D
05/04/00
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215 3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs
48-Pin TSSOP (A) Package
48
.236 .244
6.0 6.2
1
.488 12.4 .496 12.6 .047 1.20 Max SEATING PLANE
.004 0.09 .008 0.20 0.45 .018 0.75 .030 .319 BSC 8.1
.0197 BSC 0.50
.007 .010 0.17 0.27
.002 .006 0.05 0.15
X.XX X.XX
DENOTES DIMENSIONS IN MILLIMETERS
48-Pin BQSOP (B) Package
48
.150 .157 3.80 4.00
.228 .244 5.80 6.20
Gauge Plane .010 0.25 BSC .386 .394 9.80 10.00 .008 0.20 Nom Nom .063 1.60 .079 2.0 Max .002 0.05 .009 0.25 .020 .029 0.50 0.75
1
.014 0.356 REF
.015 0.381 x 45
.0157 BSC 0.40
.0051 .009 0.13 0.23
5
X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS
4
PS8190D
05/04/00
21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321 21098765432121098765432109876543210987654321210987654321098765432109876543212109876543210987654321098765432121098765432109876543210987654321
PI3B16215 3.3V, Hot Insertion, 20-Bit FET BusSwitch w/Precharged Outputs
48-Pin SSOP (V) Package
48
.291 .299 7.39 7.59
.395 .420 10.03 10.67
Gauge Plane .010 0.25 1 .02 0.51 .04 1.01
.620 .630 15.75 16.00
.008 0.20 Nom.
.015 0.381 x 45 .025 0.635
.110 2.79 Max
0-8 .025 BSC 0.635 .008 0.20 .0135 0.34
.008 0.20 .016 0.40
X.XX DENOTES DIMENSIONS X.XX IN MILLIMETERS
Order Information
Part PI3B16215A Pin - Package 56- TSSO P (A56) Width 240- mil 150- mil 300- mil 40C to +85C Te mpe rature
PI3B16215B 56- BQ SO P (B56) PI3B16215V 56- SSO P (V56)
Applications Information
Logic Inputs
The logic control inputs can be driven up to +3.6V regardless of the supply voltage. For example, given a +3.3V supply, IN may be driven low to 0V and high to 3.6V. Driving IN Rail-to-Rail(R) minimizes power consumption.
Power-Supply Sequencing
Proper power-supply sequencing is recommended for all CMOS devices. Always apply VCC before applying VBIAS and signals to input/output or control pins.
Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd
Pericom Semiconductor Corporation 2380 Bering Drive * San Jose, CA 95131 * 1-800-435-2336 * Fax (408) 435-1100 * http://www.pericom.com
5
PS8190D 05/04/00

▲Up To Search▲

Price & Availability of PI3B16215

	To Download PI3B16215 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .